A new active building block for analog signal processing, namely, Differential Difference Current Conveyor Transconductance Amplifier (DDCCTA) provides the possibility of inbuilt electronic tuning of the parameters of the analog function circuits to be implemented. This block is modified and the performance is checked through PSPICE simulations. A modified block is utilized to realize the KHN and TT filters. The proposed realizations use three DDCCTA for the KHN filter and only one DDCCTA for the TT filter circuit. Also, the resulted realizations are tested via PSPICE simulations.
INTRODUCTION
Recently some new analog building blocks, such as current conveyor transconductance amplifier (CCTA) [1, 2] , current controlled current conveyor transconductance amplifier (CCCCTA) [3] , current difference transconductance amplifier (CDTA) [4] , current controlled current difference transconductance amplifier (CCCDTA) [5] , differential voltage current conveyor transconductance amplifier (DVCCTA) [6] , and differential voltage current controlled conveyor transconductance amplifier (DVCCCTA) [7] , are reported in the literature. These may be constructed by cascading of current mode building blocks with transconductance amplifier (TA) analog building blocks in monolithic chip for compact implementation of signal processing circuits and systems.
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In 2011, the recently new active element called the differential difference current conveyor transconductance amplifier (DDCCTA) was introduced to provide the possibility of inbuilt electronic tuning of the parameters of the analog function circuits to be implemented [8] [9] [10] .The DDCCTA has the differential difference current conveyor (DDCC) [11, 12] as an input stage and is followed by a transconductance amplifier in monolithic chip. It also has all the good properties of the DDCC, such as high-input impedance, employs fewer active of passive components and easy implementation of differential and floating input circuits. Accordingly, many applications of DDCCTA-based circuits were developed [7, [10] [11] [12] [13] [14] and especially biquadratic filters using DDCCTAs as active elements were proposed [7, 10, 14] .
However, they need some external passive resistors for their realizations.
The main intention of this paper is to present equivalent KerwinHuelsman Newcomb (KHN) and Tow-Thomas (TT) realizations using modified DDCCTA block and with all passive elements are grounded.
It is worth noting that the KHN circuit using current conveyors (CCII) was introduced in [15] with a one to one correspondence to the three building blocks in the classical KHN resulting in circuits with four or three floating resistors. Shortly thereafter it was modified to have all grounded resistors and capacitors [16] and to provide all possible eight sign combinations of the three filter responses by changing the polarity of the Z terminal of the CCII [16] . Current mode two integrator loop filters using CCII was also introduced in the literature in [17] .Using three or four Differential Voltage Current Conveyor (DVCC) are generated from the basic KHN and inverted KHN block diagrams. The circuits are classified into two types, type A employs three DVCC and type B employs four DVCC [18] .
The realization of the TT circuit using the CCII was introduced in [19] . Realization of the TT circuit using the operational trans-resistance amplifiers (ORTA), CCII and the differential voltage current conveyor (DVCC) is reviewed in [20] . The current mode version of the TT circuit using balanced output current conveyors was also realized in [19] . In [21] The paper is organized as follows; the modified DDCCTA is described in section II. In section III, the equivalent DDCCTA-KHN realizations are presented. Also, the realizations of DDCCTA-TT filter are given in section IV. Finally, section V concludes the work.
THE MODIFIED DDCCTA
The DDCCTA is a versatile analog active building block consists of differential amplifier, current mirrors, and TA. Here, the CMOS realization of this block, given in [10] and shown in Fig. 1 , is modified to get balanced output currents instead of double output currents. 
REALIZATION OF KHN FILTER USING MODIFIED DDCCTA
The KHN filter [22, 23] provides simultaneously the three basic filtering functions namely the high-pass (HP), band-pass (BP) and low-pass (LP) responses at three different outputs. The circuit uses three op-amps as shown in Fig. 7 . The input voltage is applied to the non-inverting input terminal of the op-amp as shown in Fig. 7 (a) and this is defined as KHN of type A. It is also possible to apply the input voltage to the inverting terminal resulting in the inverted KHN filter shown in Fig. 7 (b) and this is defined as KHN of type-B [23] .
There are four classes for each KHN type A or B, given in Tables 2 and 3 respectively [24] . 
The realizations of KHN type A, using modified DDCCTA block is shown in Fig. 8 (a) 171.55231 1.00883 9.63574 5.88059 Fig. 8 (b) 395.86981 1.04388 3.97761 2.63693 Fig. 8 (c) 508.84431 1.29204 3.41318 2.53916 Fig. 8 (d) 173.59480 1.05286 9.95438 6.06505 
REALIZATION OF TT FILTER USING MODIFIED DDCCTA
The TT second order filter is shown in Fig. 11 [25, 26] . This filter is an active-RC topology used to realize both low-pass and band-pass bi-quadratic filtering. This topology has been widely used because it is simple, versatile, ad require few components. But it is well known that the classical TT circuit using op-amps has frequency limitations due to the finite gain-bandwidth of the op-amps. Fig. 11 . Tow-Thomas (TT) second order filter using three Op Amps [25, 26] Writing Kirchhoff's Current Law (KCL) at the inverting input nodes of the first two op amps result in:
Where V 1 represents the input signal, V 2 represents the BP response and V 3 represents the LP response.
TT can be represented with four classes as in [19] . Table 6 show the four class of TT.
The realization of TT using DDCCTA block is shown in Fig. 12 . 
It may be of interest to show simulations of the generated DDCCTA-TT circuits. The TT circuit is designed for Q= 5 and f 0=1MHz taking C1=C2=15pF, R=R3=R2=15.9 kΩ, R1/R=5 and r=10 kΩ .The input signal is a sinusoidal input voltage source of 1V magnitude. Fig. 12 (a) 234.60282 1.09813 4.68080 Fig. 12 (b) 234.60151 1.09813 4.68083 Fig. 12 (c) rejected Fig. 12 (d) 231.59666 1.11225 4.80253 Table 7 summarizes the simulation results of all the generated DDCCTA-TT circuits. We can find that the lowest belongs to the configuration of Fig. 12 (d) and the lowest belongs to the configurations of Figures 12 (a) and (b). The configuration of Fig. 12(c) is rejected due to its bad simulation responses.
